# 74AS00 DATASHEET PDF

74AS00 Quad 2-Input NAND Gate. Physical Dimensions inches (millimeters) unless otherwise noted (Continued). Lead Plastic Dual-In-Line Package ( PDIP). 74AS00 Datasheet, 74AS00 PDF, 74AS00 Data sheet, 74AS00 manual, 74AS00 pdf, 74AS00, datenblatt, Electronics 74AS00, alldatasheet, free, datasheet. description. These devices contain four independent 2-input positive-NAND gates. They perform the Boolean functions Y = A • B or Y = A + B in positive logic.

 Author: Shaktigul Mikamuro Country: Swaziland Language: English (Spanish) Genre: Education Published (Last): 14 July 2015 Pages: 35 PDF File Size: 13.44 Mb ePub File Size: 3.50 Mb ISBN: 829-4-81594-577-8 Downloads: 73629 Price: Free* [*Free Regsitration Required] Uploader: Gardahn

What is the minimum and maximum frequency of oscillation? This configuration with Q4 stacked on top of Q3 is referred to as a totem-pole output. In normal usage a logic-HI is provided by an external pull-up resistor as shown.

Open-Collector Output Figure 6. That is, from Ohm’s Law one talks about 1 volt across 1 ohm produces 1 ampere.

Digital IC manufacturers are continually trying to minimize the delay-power product and continue to produce families with different characteristics to suit specific needs. The tri-state bus driver has an enable input Datashee. Analyze the circuits and explain the results. Problem 3 – Input Currents The vatasheet of logic gates present loads within a circuit. This is called the high impedance or Hi-Z state. Measure both the input voltage and the logic output of the inverter.

CLT20 2012 SCHEDULE PDF

Also shown in Figure 6. What is the input hysteresis in volts for these two gates? Let us examine the typical totem-pole output once again.

What is meant by tri-state or 3-state outputs? Does this input constitute a logic LO or logic HI input? From the measurements taken determine the propagation delay of a typical gate. Problem 8 – Timer The timer IC is a popular circuit for generating asymmetric rectangular waves.

Draw the input and output waveforms timing diagram. Outputs of several open-collector gates may be directly wired together to form a wired-OR logic function for negative logic. Within the TTL family, there are many second-generation families, each with different operating characteristics.

### 74AS00 Datasheet, PDF – Alldatasheet

In order to put into perspective where the above devices fit into the scheme of things and how far we have come, it would be instructive to look 74a00 a chronology of computer electronics.

Be sure to measure the transfer function for both increasing as well as decreasing input voltages. Where would you use the latter instead of the former? The following table is a growing list of various sub-families with their characteristics and designations.

KARL FULVES RIFFLE SHUFFLE PDF

What is the minimum and maximum values of R and C? What is the lowest value of R such that the output is still HI?